mirror of
https://github.com/Proxmark/proxmark3.git
synced 2024-11-23 14:00:18 -08:00
1b902aa01a
* FPGA Hi-Simulate: Formatted code * FPGA Hi-Simulate: Fixed documantation * FPGA Hi-Simulate: Freed up 4 LUTs * FPGA Hi-Simulate: Added 212kHz SSP-Clock option * Legic: Moved card simulator into separate file & cleaned interface. Reader and card simulation have almost no common code. Moreover the sim uses an SSP Clock at 212kHz for all timings to prevent any drifting from the PRNG. This clock speed is not available in reader simulation mode (SSP runs at up to 3.4MHz, and changes speed between TX and RX). For these reasons having the code in separate files makes it significantly cleaner. * Legic: Implemented RX and TX for card simulation * Legic: Implemented setup phase for card simulation * Legic: Implemented read command for card simulation * Legic: Implemented write command for card simulation
19 lines
690 B
C
19 lines
690 B
C
//-----------------------------------------------------------------------------
|
|
// (c) 2009 Henryk Plötz <henryk@ploetzli.ch>
|
|
// 2018 AntiCat
|
|
//
|
|
// This code is licensed to you under the terms of the GNU GPL, version 2 or,
|
|
// at your option, any later version. See the LICENSE.txt file for the text of
|
|
// the license.
|
|
//-----------------------------------------------------------------------------
|
|
// LEGIC RF emulation public interface
|
|
//-----------------------------------------------------------------------------
|
|
|
|
#ifndef __LEGICRF_H
|
|
#define __LEGICRF_H
|
|
|
|
extern void LegicRfReader(int bytes, int offset);
|
|
extern void LegicRfWriter(int bytes, int offset);
|
|
|
|
#endif /* __LEGICRF_H */
|